

## TITLE

### SHIFT-REGISTER CIRCUIT AND SHIFT-REGISTER UNIT

#### BACKGROUND OF THE INVENTION

##### Field of the Invention

5       The present invention relates in general to a shift-register unit and a shift-register circuit comprising the shift-register units. In particular, the present invention relates to a shift-register unit using single-type transistors, such as P-type transistors or N-type transistors.

##### Description of the Related Art

10       A frame of a liquid crystal display (LCD) is generated by a plurality of pixels of the matrices. Thus, sequential pulses provided to the gate driver and data driver are basic signals for driving the LCD. In addition, the sequential pulses are generated by a shift-register circuit, so the shift register circuit is a general unit for the driving circuit of an LCD.

15       FIGS. 1A and 1B show a conventional shift-register circuits. FIG. 1C shows the output signals out1, out2, out3 and out4 when the input signals Sin, clk1, clk2 and clk3 are input to the conventional shift-register circuit shown in FIGS. 1A and 1B.

20       In FIG. 1A, the transistors 101 and 103 of the first-stage shift-register unit 100 are turned on when the signal clk3 is at low voltage level. The transistor 102 is turned on when the signal Sin is at low voltage level. Thus, the waveform of the signal output from the output terminal out1 is the same as the clock signal clk1. The operation of others shift-register units are

25

similar to the first-stage shift-register unit 100, thus, the description is omitted to simplify the description.

The voltage level of the output terminal out1 of the first-stage shift-register unit 100 maintains a high voltage level, thus, the signal Sin remains at a high voltage level. In addition, the transistor 103 is turned on when the clock signal clk3 drops to low voltage level, the output terminal is at high voltage level. Contrarily, the transistor 103 is turned off when the clock signal clk3 rises to high voltage level, the voltage level of the output terminal is floating.

The voltage level of the output terminal out1 does not maintain a high voltage level when the output terminal out1 is floating. Thus, error operation of the shift-register circuit occurs. The dotted lines of out1, out2, out3, and out4 in FIG. 1C represent error operation.

FIG. 2 shows another conventional shift-register circuit, which solves the floating problem mentioned above. However, the size of the shift-register circuit is large because more transistors are required.

Thus, the disadvantages of the conventional shift-register circuits are that error operation occurs due to the unstable signal level caused by floating, and the layout is complicated and the cost of the circuit is increased because more transistors are required.

#### SUMMARY OF THE INVENTION

The object of the present invention is to provide a shift-register circuit comprising single-type transistors to decrease the number of transistors, semiconductor process steps

and layout area. Thus, the complication and cost of a circuit is reduced.

Another object of the present invention is thus to provide a shift-register circuit comprising thin film transistors to  
5 transmit full swing signals.

To achieve the above-mentioned object, the present invention provides a shift-register unit. The first transistor includes a first source/drain coupled to a first terminal, a second source/drain, and a first gate coupled to a reset signal  
10 to stop the shift-register unit outputting a pulse signal. The second transistor includes a third source/drain coupled to the second source/drain, a fourth source/drain coupled to a second terminal, and a second gate coupled to a setting signal to initial the shift-register unit. The third transistor includes a fifth  
15 source/drain coupled to an output terminal, a third gate coupled to the second source/drain and a sixth source/drain coupled to a clock signal to start outputting the pulse signal. The fourth transistor includes a seventh source/drain coupled to the first terminal, an eighth source/drain coupled to the output terminal  
20 and a fourth gate coupled to a refresh signal to set a voltage level of the shift-register unit in a standby mode.

In addition, the present invention provides a shift-register circuit. The first-stage shift-register unit, the final-stage shift-register unit and a plurality of  
25 middle-stage shift-register units connected between the first-stage shift-register unit and the final-stage shift-register unit are connected in serial and each shift-register unit outputs a pulse signal in sequence after the first-stage shift-register unit receiving an initial setting  
30 signal. The clock terminal for receiving a clock signal. The

setting terminal receives a setting signal for triggering the shift-register unit to output the clock signal as the pulse signal. The reset terminal receives a reset signal to reset the shift-register unit to stop outputting the pulse signal. The  
5 reset terminals of the first-stage and the middle-stage shift-register units are respectively connected to the output signal of the subsequent stage shift-register unit, the reset terminal of the final-stage shift-register unit is connected to the output signal of the first-stage shift-register unit, the  
10 setting terminal of the middle-stage and the final-stage shift-register units are respectively connected to the output signal of the previous stage shift-register unit, the setting terminal of the first-stage shift-register unit is connected to the initial setting signal, the clock terminals of the odd stage  
15 shift-register units are connected to a first clock signal as the clock signal and the clock terminals of the even stage shift-register units are connected to a second clock signal as the clock signal.

20 In addition, the present invention provides another shift-register circuit. The first-stage shift-register unit, the second-stage shift-register unit, and the third-stage shift-register unit are connected in serial. Each shift-register unit outputs a pulse signal in sequence after the first-stage  
25 shift-register unit receiving an initial setting signal. The clock terminal receives a clock signal. The setting terminal receives a setting signal for triggering the shift-register unit to output the clock signal as the pulse signal. The reset terminal receives a reset signal to reset the shift-register unit to stop  
30 outputting the pulse signal. The reset terminals of the

first-stage and the second-stage shift-register units are respectively connected to the output signal of the subsequent stage shift-register unit. The setting terminal of the second-stage and the third-stage shift-register units are respectively connected to the output signal of the previous stage shift-register unit. The setting terminal of the first-stage shift-register unit is connected to the initial setting signal, the clock terminal of the first-stage shift-register unit is connected to a first clock signal as the clock signal, the clock terminal of the second-stage shift-register unit is connected to a second clock signal as the clock signal and the clock terminal of the third-stage shift-register unit is connected to a third clock signal as the clock signal.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

FIGs. 1A and 1B show a conventional shift-register circuit.

FIG. 1C shows the output signals out1, out2, out3 and out4 when the input signals Sin, clk1, clk2 and clk3 are input to the conventional shift-register circuit shown in FIGs. 1A and 1B.

FIG. 2 shows another conventional shift-register circuit.

FIG. 3A shows a shift-register circuit comprising P-type transistors according to the first embodiment of the present invention.

FIG. 3B shows a timing chart of the shift-register unit using P-type transistors according to the embodiment of the present invention.

FIG. 3C shows a shift-register unit composed of P-type transistors according to the second embodiment of the present invention.

FIG. 4A shows a shift-register unit composed of N-type transistors.

FIG. 4B shows a timing chart of the shift-register unit using N-type transistors according to the embodiment of the present invention.

FIG. 4C shows a shift-register unit composed of N-type transistors of the present invention.

FIG. 5A shows the four stage shift-register circuit according to the first embodiment of the present invention.

FIG. 5B shows a timing chart of the four stage shift-register circuit according to the first embodiment of the present invention.

FIG. 6 shows a multi-stage shift-register circuit.

FIG. 7A shows a four stage shift-register circuit according to the second embodiment of the present invention.

FIG. 7B shows a timing chart of the four stage shift-register circuit according to the second embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

FIG. 3A shows a shift-register circuit comprising P-type transistors according to the first embodiment of the present invention. The first source/drain of the transistor P100 is

coupled to a first terminal  $V_1$  and the gate of the transistor P100 receives a reset signal Reset to stop the shift-register unit outputting pulses. The first source/drain of the transistor P101 is coupled to the second source/drain of the transistor P100, the  
5 second source/drain of the transistor P101 is coupled to a second terminal  $V_2$ , and the gate of the transistor P101 is coupled to a setting signal Set to start the shift-register unit.

The gate of the transistor P103 is coupled to the second source/drain of the transistor P100, the first source/drain of  
10 the transistor P103 receives a clock signal Clock to enable the shift-register unit to output the pulse and the second source/drain of the transistor P103 is coupled to an output terminal OUT. The first source/drain of the transistor P104 is coupled to the first terminal  $V_1$ , the second source/drain of the  
15 transistor P104 is coupled to the output terminal OUT and the gate of the transistor P104 receives a refresh signal Refresh to set the voltage level of the shift-register unit in standby mode.

The first source/drain of the transistor P102 is coupled to the first terminal  $V_1$ , the second source/drain of the transistor  
20 P102 is coupled to the second source/drain of the transistor P100 and the gate of the transistor P102 reset a preset signal P\_reset to set the voltage level of the transistor P103.

The voltage level of the first terminal  $V_1$  exceeds that of the second terminal  $V_2$ , because the transistors P100, P101, P102,  
25 P103 and P104 are P-type transistors, which are thin film transistors or MOS transistors.

FIG. 3B shows a timing chart of the shift-register unit using P-type transistors according to the embodiment of the present invention. In FIG. 3B, the signal Sin represents the setting  
30 signal Set, the first clock signal CLK1 represents the clock

signal Clock and the second clock signal CLK2 represents the refresh signal Refresh.

The voltage level of the output terminal OUT is at high voltage level when the second clock signal, CLK2 drops to low voltage level. The transistor P101 is turned on when the signal Sin drops to low voltage level. Thus, the voltage level of the terminal A is low and the transistor P103 is turned on. When the first clock signal CLK1 drops to low voltage level, the voltage level of the output terminal OUT also drops to low voltage level and make the voltage level of the terminal A drop to a lower voltage. Thus, low voltage is transmitted. That is, the shift-register circuit using thin film transistors is able to transmit full swing signal, which comprises the range between the highest and the lowest voltage level of the signal.

When the first clock CLK1 rises to high voltage level, the voltage level of the terminal A rises from negative to low voltage level and the voltage level of the output terminal OUT rises to high voltage level. The voltage level of the output terminal OUT maintains at high voltage level because the transistor P104 is turned on when the voltage level of the second clock signal CLK2 drops to low voltage.

FIG. 3C shows a shift-register unit composed of P-type transistors according to the second embodiment of the present invention. The elements the same as that in FIG. 3A use the same labels to simplify the description. The difference between the first embodiment and the second embodiment is that the second source/drain of the transistor P105 of the second embodiment is coupled to the setting signal Set to prevent voltage differential between the first and second sources/drains of the transistor



P105 for an extended period and cause electric leakage and error operation.

FIG. 4A shows a shift-register unit composed of N-type transistors N220, N201, N202, N203 and N204. Here, the voltage level of the first terminal  $V_1$  is lower than that of the second terminal  $V_2$ .

FIG. 4B shows a timing chart of the shift-register unit using N-type transistors according to the embodiment of the present invention. In FIG. 4B, the timing and the voltage levels of the signals are inverted to the signals shown in FIG. 3B.

FIG. 4C shows a shift-register unit composed of N-type transistors of the present invention. The difference between the circuits shown in FIG. 4C and 4A is that the second source/drain of the transistor NN05 in FIG. 4C is coupled to the setting signal Set to prevent a voltage difference between the first and second sources/drains of the transistor N205 for an extended period and cause electric leakage and error operation.

The shift-register units according to the present invention comprising N-type transistors or P-type transistors comprise a multi-stages shift-register circuit. A four stage shift-register circuit is described in the following.

FIG. 5A shows the four stage shift-register circuit according to the first embodiment of the present invention. The labels SR1~SR4 represent shift-register units from the first stage to the fourth stage. The shift-register units SR1~SR4 are connected in serial. After the first-stage shift-register unit SR1 receives an initial signal  $S_{in}$ , the shift-register units SR1~SR4 respectively output pulses in sequence.

Each shift-register unit comprises a clock terminal Clock to receive a clock signal, a setting terminal for receiving a

setting signal to drive the shift-register unit to output the clock signal as the pulse signal, a reset terminal Reset for receiving a reset signal to reset the shift-register unit and suspend outputting the pulse signal, a refresh terminal Refresh to receive a refresh signal and a P\_reset terminal for receiving a preset signal to set the voltage output by the shift-register unit in standby mode.

The reset terminal Reset of each shift-register unit is coupled to the output signal of the subsequent stage shift-register unit. In addition, the reset terminal Reset of the final-stage shift-register unit is coupled to the output signal of the first-stage shift-register unit.

The setting terminal Set of each shift-register unit is coupled to the output signal of the previous stage shift-register unit. The setting terminal Set of the first-stage shift-register unit receives the initial signal Sin.

The clock terminals Clock of the odd stage shift-register units (SR1 and SR3) and the even stage shift-register units (SR2 and SR4) are coupled to the first clock signal CLK1 and the second clock signal CLK2, respectively. In addition, the refresh terminals Refresh of the odd stage shift-register units (SR1 and SR3) and the even stage shift-register units (SR2 and SR4) are coupled to the second clock signal CLK2 and the first clock signal CLK1, respectively. Moreover, the preset terminals P\_reset of all shift-register units are coupled to a preset signal to control whether the outputting of the clock signals of each shift-register unit or not.

FIG. 5B shows a timing chart of the four stage shift-register circuit according to the first embodiment of the present invention. After the initial setting signal Sin inputting the

four stage shift-register circuit according to the first embodiment of the present invention, each shift-register unit outputs a clock pulse in sequence. In addition, the interval between the clock pulses output by the shift-register units is  
5 a clock period.

However, the reset terminal Reset of the final-stage shift-register unit SR4 is coupled to the output terminal OUT1 of the first-stage shift-register unit SR1, since the first-stage shift-register unit SR1 is not triggered by the initial signal Sin,  
10 the output terminal OUT4 of the final-stage shift-register unit SR4 is not reset and will be triggered by the second clock signal CLK2. Thus, error pulse is output by the final-stage shift-register unit SR4.

FIG. 6 shows a multi-stage shift-register circuit. Each shift-register unit can be the shift-register unit shown in FIGs.  
15 3A and 3C or FIGs. 4A and 4C. To solve the problem of the late of the initial setting signal Sin triggering the first-stage shift-register unit SR1, an additional shift-register unit is set. For example, a four stage shift-register circuit is modified  
20 to a five stage shift-register circuit. Thus, the multi-stage shift-register circuit comprises shift-register units SR1~SRn+1 connected in serial. After the initial setting signal Sin inputting the five-stage shift-register circuit, each shift-register unit (SR1~SRn+1) outputs a clock pulse in  
25 sequence.

Assuming the multi-stage shift-register circuit comprises n+1 shift-register units, the reset terminal Reset of the kth-stage shift-register unit SRk ( $1 \leq k < n+1$ ) is connected to the output signal of the (k+1)th-stage shift-register unit SR(k+1).

The setting terminal Set of the  $j$ th-stage shift-register unit  $SR_j$  ( $1 \leq j < n+1$ ) is connected to the output signal of the  $(j-1)$ th-stage shift-register unit  $SR_{(j-1)}$ . The setting terminal Set of the first-stage shift-register unit  $SR_1$  is coupled to the  
5 initial setting signal  $Sin$ .

The clock terminals Clock of the  $(3a-2)$ th-stage shift-register units are coupled to the first clock signal, the clock terminals Clock of the  $(3a-1)$ th-stage shift-register units are coupled to the second clock signal, and the clock terminals  
10 Clock of the  $(3a)$ th-stage shift-register units are coupled to the third clock signal.

The refresh terminals Refresh of the  $(3a-2)$ th-stage shift-register units are coupled to the second clock signal, the refresh terminals Refresh of the  $(3a-1)$ th-stage shift-register  
15 units are coupled to the third clock signal, and the refresh terminals Refresh of the  $(3a)$ th-stage shift-register units are coupled to the first clock signal.

The clock terminal Clock of the  $(n+1)$ th-stage shift-register unit  $SR_{n+1}$  is coupled to the clock signal  $CLK_x$  and  
20 the refresh terminal Refresh of the  $(n+1)$ th-stage shift-register unit  $SR_{n+1}$  is coupled to the clock signal  $CLK_y$ , wherein the  $CLK_x$  and  $CLK_y$  are selected from both of the clock signals  $CLK_1$ ,  $CLK_2$ , and  $CLK_3$ . When  $(n+1) \bmod(3a)$  is 0,  $x$  is '3' and  $y$  is '2'; when  $(n+1) \bmod(3a)$  is 1,  $x$  is '1' and  $y$  is '2'; and when  $(n+1) \bmod(3a)$   
25 is 2,  $x$  is '2' and  $y$  is '3'.

The preset terminals of the shift-register units  $SR_1 \sim SR_{n+1}$  are all connected to a preset signal to determine whether the clock signals are output or not.

FIG. 7A shows a four stage shift-register circuit according  
30 to the second embodiment of the present invention. To solve the

problem of the late of the initial setting signal Sin triggering the first-stage shift-register unit SR1, an additional fifth-stage shift-register unit SR5 is set, which comprises an output terminal OUT5 connected to the reset terminal Reset of the  
5 fourth-stage shift-register unit SR4.

The reset terminal Reset of the each shift-register unit is connected to the output signal of the subsequent stage shift-register unit. The preset terminals of the shift-register units are all connected to a preset signal to determine whether  
10 the clock signals are output or not.

The setting terminal Set of each shift-register unit is connected to the output signal of the previous stage shift-register unit. The setting terminal Set of the first-stage shift-register unit SR1 is coupled to the initial setting signal  
15 Sin.

When  $a=1$ , thus SR(3a-2) is SR1, SR(3a-1) is SR2 and SR(3a) is SR3. The clock terminal Clock of the first-stage shift-register unit SR1 is coupled to the first clock signal CLK1 and the refresh terminal Refresh of the first-stage shift-register unit SR1 is  
20 coupled to the second clock signal CLK2. The clock terminal Clock of the second-stage shift-register unit SR2 is coupled to the second clock signal CLK2 and the refresh terminal Refresh of the second-stage shift-register unit SR2 is coupled to the third clock signal CLK3. The clock terminal Clock of the third-stage  
25 shift-register unit SR3 is coupled to the third clock signal CLK3 and the refresh terminal Refresh of the third-stage shift-register unit SR3 is coupled to the first clock signal CLK1.

When  $a=2$ , thus SR(3a-2) is SR4, the connection of the clock terminal Clock and the refresh terminal Refresh fourth-stage  
30 shift-register unit SR4 is the same as the first-stage

shift-register unit SR1. In addition, SR(3a-1) is SR5, the connection of the clock terminal Clock and the refresh terminal Refresh fifth-stage shift-register unit SR5 is the same as the first-stage shift-register unit SR2. The connections of other  
5 shift-register units follow the theorem described above.

FIG. 7B shows a timing chart of the four stage shift-register circuit according to the second embodiment of the present invention. After the initial setting signal Sin inputting the four stage shift-register circuit according to the second  
10 embodiment of the present invention, each shift-register unit outputs a clock pulse in sequence. In addition, the interval between the clock pulses output by the shift-register units is a clock period.

Here, the reset terminal Reset of the fourth stage  
15 shift-register unit SR4 is connected to the output terminal OUT5 of the fifth-stage shift-register unit SR5. Thus, the fourth stage shift-register unit SR4 stops outputting the pulse signal until the setting terminal Set receives the reset signal to ensure that the shift-register units SR1-SR5 output pulse  
20 signals in sequence.

In addition, the frequency of the first clock signal, the second clock signal, and the third clock signal is the same but with a different duty cycle. Moreover, the shift-register units shown in the FIGs. 4A and 4B may comprise the multi-stage  
25 shift-register circuit according to the present invention.

Accordingly, the advantages of the multi-stage shift-register circuit according to the present invention are that the shift-register circuit comprises signal type transistors, the reliability is improved by the accurate reset  
30 operation, the cost is reduced by requiring less circuit elements

and signals with full swing are transmitted by thin film transistors.

The foregoing description of the preferred embodiments of  
5 this invention has been presented for purposes of illustration  
and description. Obvious modifications or variations are  
possible in light of the above teaching. The embodiments were  
chosen and described to provide the best illustration of the  
principles of this invention and its practical application to  
10 thereby enable those skilled in the art to utilize the invention  
in various embodiments and with various modifications as are  
suited to the particular use contemplated. All such  
modifications and variations are within the scope of the present  
invention as determined by the appended claims when interpreted  
15 in accordance with the breadth to which they are fairly, legally,  
and equitably entitled.